Mercurial > repos > tabletprog
annotate modules/x86.tp @ 198:3606a7cb3999
Fix ireg upper, regSource returnAll and regSource needSaveForCall in x86 module
author | Mike Pavone <pavone@retrodev.com> |
---|---|
date | Tue, 27 Aug 2013 22:51:57 -0700 |
parents | 7856f0916549 |
children | 3b13ced3b562 |
rev | line source |
---|---|
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
1 { |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
2 regnames <- #["rax" "rcx" "rdx" "rbx" "rsp" "rbp" "rsi" "rdi" "r8" "r9" "r10" "r11" "r12" "r13" "r14" "r15"] |
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
3 uppernames <- #["ah" "ch" "dh" "bh"] |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
4 ireg <- :regnum { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
5 #{ |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
6 num <- { regnum } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
7 reg <- { regnum and 7u8} |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
8 string <- { regnames get: regnum } |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
9 rm <- :tail { reg or 0xC0u8 | tail } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
10 validforSize? <- :size { true } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
11 isInteger? <- { false } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
12 register? <- { true } |
181
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
13 label? <- { false } |
198
3606a7cb3999
Fix ireg upper, regSource returnAll and regSource needSaveForCall in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
195
diff
changeset
|
14 upper? <- { false } |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
15 needsRex? <- { regnum >= 8u8 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
16 rexBitReg <- { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
17 if: needsRex? { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
18 4u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
19 } else: { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
20 0u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
21 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
22 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
23 rexBitRM <- { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
24 if: needsRex? { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
25 1u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
26 } else: { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
27 0u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
28 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
29 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
30 = <- :other { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
31 (not: (other isInteger?)) && (other register?) && (not: (other upper?)) && regnum = (other num) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
32 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
33 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
34 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
35 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
36 upper <- :regnum { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
37 #{ |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
38 num <- { regnum } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
39 reg <- { regnum } |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
40 string <- { uppernames get: regnum - 4 } |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
41 rm <- :tail { regnum or 0xC0u8 | tail } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
42 validforSize? <- :size { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
43 size = byte |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
44 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
45 isInteger? <- { false } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
46 register? <- { true } |
181
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
47 label? <- { false } |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
48 upper? <- { true } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
49 needsRex? <- { false } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
50 = <- :other { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
51 (not: (other isInteger?)) && (other register?) && (other upper?) && regnum = (other num) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
52 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
53 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
54 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
55 fakesrc <- #{ |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
56 needsRex? <- { false } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
57 rexBitReg <- { 0u8 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
58 rexBitRM <- { 0u8 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
59 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
60 size <- :s { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
61 #{ |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
62 num <- { s } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
63 = <- :other { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
64 s = (other num) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
65 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
66 > <- :other { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
67 s > (other num) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
68 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
69 >= <- :other { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
70 s >= (other num) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
71 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
72 < <- :other { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
73 s < (other num) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
74 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
75 <= <- :other { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
76 s <= (other num) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
77 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
78 needsRex? <- { s = 3 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
79 rexBit <- { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
80 if: needsRex? { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
81 0x08u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
82 } else: { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
83 0u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
84 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
85 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
86 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
87 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
88 byte <- size: 0 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
89 word <- size: 1 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
90 dword <- size: 2 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
91 qword <- size: 3 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
92 |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
93 condition <- :num { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
94 #{ |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
95 cc <- { num } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
96 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
97 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
98 _o <- condition: 0u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
99 _no <- condition: 1u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
100 _c <- condition: 2u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
101 _nc <- condition: 3u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
102 _z <- condition: 4u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
103 _nz <- condition: 5u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
104 _be <- condition: 6u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
105 _nbe <- condition: 7u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
106 _s <- condition: 8u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
107 _ns <- condition: 9u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
108 _p <- condition: 10u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
109 _np <- condition: 11u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
110 _l <- condition: 12u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
111 _nl <- condition: 13u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
112 _le <- condition: 14u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
113 _nle <- condition: 15u8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
114 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
115 |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
116 size_bit <- :opcode size { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
117 if: size = byte { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
118 opcode |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
119 } else: { |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
120 opcode or 1u8 |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
121 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
122 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
123 opex <- :val { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
124 #{ |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
125 reg <- { val } |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
126 string <- { "opex " . val} |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
127 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
128 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
129 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
130 mod_rm:withTail <- :register regmem :end { |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
131 list <- regmem rm: end |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
132 (list value) or ( lshift: (register reg) by: 3u8) | (list tail) |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
133 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
134 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
135 mod_rm <- :reg rm { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
136 mod_rm: reg rm withTail: [] |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
137 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
138 |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
139 int_op:withTail <- :value size :tail { |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
140 if: size >= dword { |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
141 tail <- (uint8: (rshift: value by: 16u64)) | (uint8: (rshift: value by: 24u64)) | tail |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
142 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
143 if: size >= word { |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
144 tail <- (uint8: (rshift: value by: 8u64)) | tail |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
145 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
146 (uint8: value) | tail |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
147 } |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
148 int_op <- :value size { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
149 int_op: value size withTail: [] |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
150 } |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
151 //used for mov instructions that support 64-bit immediate operands/offsets |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
152 int_op64 <- :value size { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
153 tail <- [] |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
154 value <- uint64: value |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
155 if: size = qword { |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
156 tail <- (uint8: (rshift: value by: 32u64)) | (uint8: (rshift: value by: 40u64)) | (uint8: (rshift: value by: 48u64)) | (uint8: (rshift: value by: 56u64)) | tail |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
157 } |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
158 int_op: value size withTail: tail |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
159 } |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
160 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
161 prefix:withInstruction <- :reg rm size :inst { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
162 if: size = word { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
163 inst <- 0x66u8 | inst |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
164 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
165 if: (size needsRex?) || (reg needsRex?) || (rm needsRex?) { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
166 rex <- 0x40u8 or (size rexBit) or (reg rexBitReg) or (rm rexBitRM) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
167 inst <- rex | inst |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
168 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
169 inst |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
170 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
171 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
172 _rax <- ireg: 0u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
173 _rcx <- ireg: 1u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
174 _rdx <- ireg: 2u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
175 _rbx <- ireg: 3u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
176 _rsp <- ireg: 4u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
177 _rbp <- ireg: 5u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
178 _rsi <- ireg: 6u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
179 _rdi <- ireg: 7u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
180 _r8 <- ireg: 8u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
181 _r9 <- ireg: 9u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
182 _r10 <- ireg: 10u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
183 _r11 <- ireg: 11u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
184 _r12 <- ireg: 12u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
185 _r13 <- ireg: 13u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
186 _r14 <- ireg: 14u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
187 _r15 <- ireg: 15u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
188 _ah <- upper: 4u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
189 _ch <- upper: 5u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
190 _dh <- upper: 6u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
191 _bh <- upper: 7u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
192 |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
193 //AMD64 convention |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
194 _argregs <- #[ |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
195 _rdi |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
196 _rsi |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
197 _rdx |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
198 _rcx |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
199 _r8 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
200 _r9 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
201 ] |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
202 _calleesave <- #[ |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
203 _rbx |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
204 _rbp |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
205 _r12 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
206 _r13 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
207 _r14 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
208 _r15 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
209 ] |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
210 _tempregs <- #[ |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
211 _r10 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
212 _r11 |
194
30bed95cbb18
Apply register assignments in il module
Mike Pavone <pavone@retrodev.com>
parents:
193
diff
changeset
|
213 //TODO: Add rax back in once there's logic in il to properly |
30bed95cbb18
Apply register assignments in il module
Mike Pavone <pavone@retrodev.com>
parents:
193
diff
changeset
|
214 //allocate it for the instances in which it's live |
30bed95cbb18
Apply register assignments in il module
Mike Pavone <pavone@retrodev.com>
parents:
193
diff
changeset
|
215 //_rax |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
216 ] |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
217 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
218 |
180
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
219 inst <- :ilist { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
220 #{ |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
221 length <- { ilist length } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
222 flattenTo:at <- :dest :idx { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
223 ilist fold: idx with: :idx byte { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
224 dest set: idx byte |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
225 idx + 1 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
226 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
227 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
228 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
229 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
230 |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
231 op:withCode:withImmed:withOpEx <- :src dst size :normal :immed :myopex { |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
232 reg <- src |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
233 rm <- dst |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
234 base <- if: (src isInteger?) { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
235 reg <- fakesrc |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
236 (size_bit: immed size) | (mod_rm: (opex: myopex) dst withTail: (int_op: src size)) |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
237 } else: { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
238 if: (src register?) { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
239 (size_bit: normal size) | (mod_rm: src dst) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
240 } else: { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
241 reg <- dst |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
242 rm <- src |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
243 (size_bit: normal or 0x02u8 size) | (mod_rm: dst src) |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
244 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
245 } |
180
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
246 inst: (prefix: reg rm size withInstruction: base) |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
247 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
248 |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
249 op:withCode:withImmed:withImmedRax:withOpEx:withByteExtend <- :src dst size :normal :immed :immedRax :myopex :byteExt { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
250 reg <- src |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
251 rm <- dst |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
252 if: (src isInteger?) { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
253 reg <- fakesrc |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
254 base <- if: size > byte && (((src signed?) && src < 128 && src >= -128) || ((not: (src signed?)) && src < 256)) { |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
255 byteExt | (mod_rm: (opex: myopex) dst withTail: [(uint8: src)]) |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
256 } else: { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
257 if: dst = _rax { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
258 (size_bit: immedRax size) | (int_op: src size) |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
259 } else: { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
260 (size_bit: immed size) | (mod_rm: (opex: myopex) dst withTail: (int_op: src size)) |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
261 } |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
262 } |
180
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
263 inst: (prefix: reg rm size withInstruction: base) |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
264 } else: { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
265 op: src dst size withCode: normal withImmed: immed withOpEx: myopex |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
266 } |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
267 } |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
268 |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
269 _jmprel <- :op jmpDest { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
270 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
271 |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
272 #{ |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
273 rax <- { _rax } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
274 rcx <- { _rcx } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
275 rdx <- { _rdx } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
276 rbx <- { _rbx } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
277 rsp <- { _rsp } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
278 rbp <- { _rbp } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
279 rsi <- { _rsi } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
280 rdi <- { _rdi } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
281 r8 <- { _r8 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
282 r9 <- { _r9 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
283 r10 <- { _r10 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
284 r11 <- { _r11 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
285 r12 <- { _r12 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
286 r13 <- { _r13 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
287 r14 <- { _r14 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
288 r15 <- { _r15 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
289 ah <- { _ah } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
290 ch <- { _ch } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
291 dh <- { _dh } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
292 bh <- { _bh } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
293 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
294 b <- { byte } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
295 w <- { word } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
296 d <- { dword } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
297 q <- { qword } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
298 |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
299 o <- { _o } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
300 no <- { _no } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
301 c <- { _c } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
302 nc <- { _nc } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
303 ae <- { _nc } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
304 z <- { _z } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
305 e <- { _z } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
306 nz <- { _nz } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
307 ne <- { _nz } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
308 be <- { _be } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
309 nbe <- { _nbe } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
310 a <- { _nbe } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
311 s <- { _s } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
312 ns <- { _ns } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
313 p <- { _p } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
314 pe <- { _p } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
315 np <- { _np } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
316 po <- { _np } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
317 l <- { _l } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
318 nl <- { _nl } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
319 ge <- { _nl } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
320 le <- { _le } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
321 nle <- { _nle } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
322 g <- { _nle } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
323 |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
324 add <- :src dst size { |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
325 op: src dst size withCode: 0u8 withImmed: 0x80u8 withImmedRax: 0x04u8 withOpEx: 0u8 withByteExtend: 0x83u8 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
326 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
327 |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
328 sub <- :src dst size { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
329 op: src dst size withCode: 0x28u8 withImmed: 0x80u8 withImmedRax: 0x2Cu8 withOpEx: 5u8 withByteExtend: 0x83u8 |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
330 } |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
331 |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
332 mov <- :src dst size { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
333 rm <- dst |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
334 if: (src isInteger?) && (dst register?) { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
335 opval <- if: size = byte { 0xB0u8 } else: { 0xB8u8 } |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
336 base <- opval or (dst reg) | (int_op64: src size) |
180
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
337 inst: (prefix: fakesrc rm size withInstruction: base) |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
338 } else: { |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
339 op: src dst size withCode: 0x88u8 withImmed: 0xC6u8 withOpEx: 0u8 |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
340 } |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
341 } |
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
342 |
180
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
343 ret <- { inst: [ 0xC3u8 ] } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
344 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
345 label <- { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
346 _offset <- -1 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
347 _forwardRefs <- #[] |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
348 #{ |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
349 length <- { 0 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
350 hasOffset? <- { _offset >= 0 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
351 offset <- { _offset } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
352 register? <- { false } |
181
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
353 label? <- { true } |
180
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
354 flattenTo:at <- :dest :idx { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
355 if: (not: hasOffset?) { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
356 _offset <- idx |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
357 foreach: _forwardRefs :idx fun { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
358 fun: _offset |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
359 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
360 _forwardRefs <- #[] |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
361 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
362 idx |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
363 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
364 withOffset:else <- :fun :elsefun { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
365 if: hasOffset? { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
366 fun: _offset |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
367 } else: { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
368 _forwardRefs append: fun |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
369 elsefun: |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
370 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
371 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
372 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
373 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
374 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
375 jmp <- :jmpDest { |
181
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
376 if: (jmpDest label?) { |
180
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
377 _size <- -1 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
378 #{ |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
379 length <- { if: _size < 0 { 5 } else: { _size } } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
380 flattenTo:at <- :dest :idx { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
381 jmpDest withOffset: :off { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
382 if: _size < 0 { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
383 rel <- off - (idx + 2) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
384 if: rel < 128 && rel >= -128 { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
385 _size <- 2 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
386 } else: { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
387 rel <- rel - 2 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
388 if: rel < 32768 && rel >= -32768 { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
389 _size <- 4 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
390 } else: { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
391 _size <- 5 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
392 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
393 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
394 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
395 rel <- off - (idx + _size) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
396 if: _size = 2 { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
397 dest set: idx 0xEBu8 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
398 dest set: (idx + 1) (uint8: rel) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
399 } else: { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
400 if: _size = 4 { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
401 dest set: idx 0x66u8 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
402 dest set: (idx + 1) 0xE9u8 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
403 dest set: (idx + 2) (uint8: rel) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
404 dest set: (idx + 3) (uint8: (rshift: rel by: 8)) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
405 } else: { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
406 dest set: idx 0xE9u8 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
407 dest set: (idx + 1) (uint8: rel) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
408 dest set: (idx + 2) (uint8: (rshift: rel by: 8)) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
409 dest set: (idx + 3) (uint8: (rshift: rel by: 16)) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
410 dest set: (idx + 4) (uint8: (rshift: rel by: 24)) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
411 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
412 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
413 } else: { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
414 _size <- 5 |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
415 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
416 idx + _size |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
417 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
418 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
419 } else: { |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
420 inst: 0xFFu8 | (mod_rm: (opex: 5u8) jmpDest) |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
421 } |
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
422 } |
175
20b6041a8b23
Small refactor in x86 module. Added a few more instructions.
Mike Pavone <pavone@retrodev.com>
parents:
174
diff
changeset
|
423 |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
424 jcc <- :cond jmpDest { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
425 _size <- -1 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
426 #{ |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
427 length <- { if: _size < 0 { 5 } else: { _size } } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
428 flattenTo:at <- :dest :idx { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
429 jmpDest withOffset: :off { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
430 if: _size < 0 { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
431 rel <- off - (idx + 2) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
432 if: rel < 128 && rel >= -128 { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
433 _size <- 2 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
434 } else: { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
435 _size <- 6 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
436 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
437 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
438 rel <- off - (idx + _size) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
439 if: _size = 2 { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
440 dest set: idx 0x70u8 or (cond cc) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
441 dest set: (idx + 1) (uint8: rel) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
442 } else: { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
443 dest set: idx 0x0Fu8 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
444 dest set: (idx + 1) 0x80u8 or (cond cc) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
445 dest set: (idx + 2) (uint8: rel) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
446 dest set: (idx + 3) (uint8: (rshift: rel by: 8)) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
447 dest set: (idx + 4) (uint8: (rshift: rel by: 16)) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
448 dest set: (idx + 5) (uint8: (rshift: rel by: 24)) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
449 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
450 } else: { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
451 _size <- 6 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
452 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
453 idx + _size |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
454 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
455 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
456 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
457 |
181
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
458 call <- :callDest { |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
459 if: (callDest label?) { |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
460 #{ |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
461 length <- { 5 } |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
462 flattenTo:at <- :dest :idx { |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
463 dest set: idx 0xE8u8 |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
464 callDest withOffset: :off { |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
465 rel <- off - (idx + 5) |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
466 dest set: (idx + 1) (uint8: rel) |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
467 dest set: (idx + 2) (uint8: (rshift: rel by: 8)) |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
468 dest set: (idx + 3) (uint8: (rshift: rel by: 16)) |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
469 dest set: (idx + 4) (uint8: (rshift: rel by: 24)) |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
470 } else: { |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
471 } |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
472 idx + 5 |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
473 } |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
474 } |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
475 } else: { |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
476 inst: 0xFFu8 | (mod_rm: (opex: 2u8) callDest) |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
477 } |
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
478 } |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
479 |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
480 push <- :src { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
481 if: (src isInteger?) { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
482 if: src < 128 && src > -128 { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
483 inst: 0x6Au8 | (uint8: src) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
484 } else: { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
485 inst: 0x68u8 | (uint8: src) | (uint8: (rshift: src by: 8)) | (uint8: (rshift: src by: 16)) | (uint8: (rshift: src by: 24)) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
486 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
487 } else: { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
488 base <- if: (src register?) { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
489 [0x50u8 or (src reg)] |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
490 } else: { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
491 0xFFu8 | (mod_rm: (opex: 6u8) src) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
492 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
493 inst: (prefix: fakesrc src d withInstruction: base) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
494 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
495 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
496 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
497 pop <- :dst { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
498 base <- if: (dst register?) { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
499 [0x58u8 or (dst reg)] |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
500 } else: { |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
501 0x8Fu8 | (mod_rm: (opex: 0u8) dst) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
502 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
503 inst: (prefix: fakesrc dst d withInstruction: base) |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
504 } |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
505 |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
506 //TODO: support multiple calling conventions |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
507 regSource <- { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
508 _used <- 0 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
509 _usedAllTime <- 0 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
510 _nextStackOff <- 0 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
511 _findUnused <- :size reglists{ |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
512 found <- -1 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
513 foundlist <- -1 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
514 curlist <- 0 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
515 ll <- reglists length |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
516 while: { found < 0 && curlist < ll } do: { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
517 cur <- 0 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
518 regs <- reglists get: curlist |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
519 len <- regs length |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
520 while: { found < 0 && cur < len } do: { |
195
7856f0916549
Add save il instruction to save callee saved registers in function prolog
Mike Pavone <pavone@retrodev.com>
parents:
194
diff
changeset
|
521 bit <- lshift: 1 by: ((regs get: cur) num) |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
522 if: (_used and bit) = 0 { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
523 found <- cur |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
524 foundlist <- regs |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
525 _used <- _used or bit |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
526 _usedAllTime <- _usedAllTime or bit |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
527 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
528 cur <- cur + 1 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
529 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
530 curlist <- curlist + 1 |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
531 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
532 if: found >= 0 { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
533 foundlist get: found |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
534 } else: { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
535 myoff <- _nextStackOff |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
536 _nextStackOff <- _nextStackOff + size |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
537 il base: _rsp offset: myoff |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
538 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
539 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
540 #{ |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
541 alloc <- :size { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
542 _findUnused: size #[ |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
543 _calleesave |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
544 _tempregs |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
545 _argregs |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
546 ] |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
547 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
548 //used to allocate a register |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
549 //that will be returned before a call |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
550 allocTemp <- :size { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
551 _findUnused: size #[ |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
552 _tempregs |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
553 _argregs |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
554 _calleesave |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
555 ] |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
556 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
557 //allocated the return register |
194
30bed95cbb18
Apply register assignments in il module
Mike Pavone <pavone@retrodev.com>
parents:
193
diff
changeset
|
558 allocRet <- { |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
559 bit <- (lshift: 1 by: (_rax num)) |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
560 _used <- _used or bit |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
561 _usedAllTime <- _usedAllTime or bit |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
562 _rax |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
563 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
564 allocArg <- :argnum { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
565 if: argnum < (_argregs length) { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
566 reg <- _argregs get: argnum |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
567 bit <- (lshift: 1 by: (reg num)) |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
568 _used <- _used or bit |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
569 _usedAllTime <- _usedAllTime or bit |
194
30bed95cbb18
Apply register assignments in il module
Mike Pavone <pavone@retrodev.com>
parents:
193
diff
changeset
|
570 reg |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
571 } else: { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
572 il base: _rsp offset: _nextStackOff + 8 * (argnum - (_argregs length)) |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
573 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
574 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
575 allocSpecific <- :reg { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
576 if: (reg register?) { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
577 bit <- (lshift: 1 by: (reg num)) |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
578 _used <- _used or bit |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
579 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
580 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
581 stackSize <- { _nextStackOff } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
582 return <- :reg { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
583 _used <- _used and (0xF xor (lshift: 1 by: (reg num))) |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
584 } |
198
3606a7cb3999
Fix ireg upper, regSource returnAll and regSource needSaveForCall in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
195
diff
changeset
|
585 returnAll <- { _used <- 0 } |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
586 needSaveProlog <- { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
587 retval <- #[] |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
588 foreach: _calleesave :idx reg { |
195
7856f0916549
Add save il instruction to save callee saved registers in function prolog
Mike Pavone <pavone@retrodev.com>
parents:
194
diff
changeset
|
589 bit <- lshift: 1 by: (reg num) |
7856f0916549
Add save il instruction to save callee saved registers in function prolog
Mike Pavone <pavone@retrodev.com>
parents:
194
diff
changeset
|
590 if: (_usedAllTime and bit) != 0 { |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
591 retval append: reg |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
592 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
593 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
594 retval |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
595 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
596 needSaveForCall <- { |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
597 retval <- #[] |
198
3606a7cb3999
Fix ireg upper, regSource returnAll and regSource needSaveForCall in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
195
diff
changeset
|
598 print: "Used: " . (hex: _used) . "\n" |
3606a7cb3999
Fix ireg upper, regSource returnAll and regSource needSaveForCall in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
195
diff
changeset
|
599 foreach: #[(_tempregs) (_argregs)] :_ regs { |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
600 foreach: regs :_ reg { |
198
3606a7cb3999
Fix ireg upper, regSource returnAll and regSource needSaveForCall in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
195
diff
changeset
|
601 print: "Checking bit: " . (hex: (lshift: 1 by: (reg num))) . "\n" |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
602 if: (_used and (lshift: 1 by: (reg num))) != 0 { |
198
3606a7cb3999
Fix ireg upper, regSource returnAll and regSource needSaveForCall in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
195
diff
changeset
|
603 print: (string: reg) . " needs saving for call\n" |
193
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
604 retval append: reg |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
605 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
606 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
607 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
608 retval |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
609 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
610 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
611 } |
4293c725394c
Mostly complete register allocation in il module with a register source in the x86 module
Mike Pavone <pavone@retrodev.com>
parents:
183
diff
changeset
|
612 |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
613 main <- { |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
614 fib <- label: |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
615 notbase <- label: |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
616 prog <- #[ |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
617 fib |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
618 sub: 2 rdi q |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
619 jcc: ge notbase |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
620 mov: 1 rax q |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
621 ret: |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
622 |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
623 notbase |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
624 push: rdi |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
625 call: fib |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
626 pop: rdi |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
627 push: rax |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
628 add: 1 rdi q |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
629 call: fib |
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
630 pop: rdi |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
631 add: rdi rax q |
181
f188723c15b4
Add call instruction to x86 module
Mike Pavone <pavone@retrodev.com>
parents:
180
diff
changeset
|
632 ret: |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
633 ] |
180
270d31c6c4cd
Add support for jmps and labels in x86 module
Mike Pavone <pavone@retrodev.com>
parents:
179
diff
changeset
|
634 |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
635 ba <- bytearray executableFromBytes: prog |
183
97f107b9e8d3
Fix a few bugs in the x86 module and add jcc, push and pop instructions
Mike Pavone <pavone@retrodev.com>
parents:
181
diff
changeset
|
636 res <- ba runWithArg: 30u64 |
179
75aca5f87969
A bunch of fixes in x86 instruction encoding
Mike Pavone <pavone@retrodev.com>
parents:
175
diff
changeset
|
637 print: (string: res) . "\n" |
174
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
638 0 |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
639 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
640 } |
8b5829372ad1
Initial work on x86 instruction encoding module
Mike Pavone <pavone@retrodev.com>
parents:
diff
changeset
|
641 } |